URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] - Rev 116

Rev	Log message	Author	Age	Path
116	Changed the module instantiation into the dot form.	creep	5769d 15h	/
115	Renamed the signal control. It is mem_rw now.	creep	5769d 15h	/
114	Created a global timescale file for the project. Added to the top module.	creep	5769d 15h	/
113	Timescale was unified.	gabrieloshiro	5769d 16h	/
112	Created a global timescale file for the project.	creep	5769d 16h	/
111	Performed some linting after coding was finished.	creep	5770d 07h	/
110	All addressing modes and special instructions have been coded and simulated. The file still requires coments, linting and some coverage.	creep	5770d 08h	/
109	PLA and PLP are coded and simulated.	creep	5770d 11h	/
108	PHA and PHP are coded and simulated.	creep	5770d 12h	/
107	The RTS instruction is working fine. Coded and simulated.	creep	5770d 12h	/
106	First stable version. Things seems to be working. Simulation is currently at 20%.	gabrieloshiro	5770d 13h	/
105	The RTI instruction is working fine. Coded and simulated.	creep	5770d 13h	/
104	The BRK instruction is working. The reset vector was tested also.	creep	5770d 15h	/
103	Some early modifications to support the special stack instructions.	creep	5771d 08h	/
102	Some early modifications to support the special stack instructions.	creep	5771d 11h	/
101	Absolute indirect addressing mode is coded and simulated.	creep	5771d 15h	/
100	IDY WRITE TYPE instructions are coded and simulated.	creep	5771d 16h	/
99	Only Package.v should be used.	creep	5771d 16h	/
98	Updated status and some comments.	creep	5771d 16h	/
97	Removed obsolete TODO.	creep	5771d 16h	/