URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] - Rev 127

Rev	Log message	Author	Age	Path
127	Testbench created. Simulation is almost done! Everything seems to be working fine.	gabrieloshiro	5767d 15h	/
126	Added a wrapper for the ALU. This file creates the clock for Specman.	creep	5767d 15h	/
125	All files are linked to each other. RTL is still not linked through hdl_path()	creep	5768d 07h	/
124	All signals are mapped on the BFM and MON using the SIG_MAP.	creep	5768d 09h	/
123	Added all the eRM files.	creep	5768d 10h	/
122	Adding alu_mon.e	creep	5768d 11h	/
121	Adding formal verification folder.	creep	5768d 11h	/
120	Added some extra commentaries.	creep	5769d 10h	/
119	removing old file.	creep	5769d 13h	/
118	The top level name was in uppercase. The correct is lowercase.	creep	5769d 15h	/
117	Fixed the top level and connected the entire project.	creep	5769d 15h	/
116	Changed the module instantiation into the dot form.	creep	5769d 15h	/
115	Renamed the signal control. It is mem_rw now.	creep	5769d 15h	/
114	Created a global timescale file for the project. Added to the top module.	creep	5769d 15h	/
113	Timescale was unified.	gabrieloshiro	5769d 16h	/
112	Created a global timescale file for the project.	creep	5769d 16h	/
111	Performed some linting after coding was finished.	creep	5770d 07h	/
110	All addressing modes and special instructions have been coded and simulated. The file still requires coments, linting and some coverage.	creep	5770d 08h	/
109	PLA and PLP are coded and simulated.	creep	5770d 11h	/
108	PHA and PHP are coded and simulated.	creep	5770d 12h	/