URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] - Rev 134

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
134	Updated the checker, it is now always one cycle behind the bfm.	creep	5696d 16h	/
133	Checker updated. ADD's and AND's should be working fine.	creep	5696d 18h	/
132	Added a .e file containing the opcodes. Other files modified as well. Chebeing written.	creep	5696d 19h	/
131	Added a checker for i/o comparison.	creep	5699d 15h	/
130	Added alu_input.e to the repository.	creep	5699d 17h	/
129	RTL and e files are truly linked now. Some very early coverage is done.	creep	5699d 17h	/
128	$write and $finish primitives were removed from synthesizable blocks. Latches were removed. Top level were fixed (rw_mem and mem_rw should have the same name). All blocks were synthesized.	gabrieloshiro	5699d 21h	/
127	Testbench created. Simulation is almost done! Everything seems to be working fine.	gabrieloshiro	5699d 22h	/
126	Added a wrapper for the ALU. This file creates the clock for Specman.	creep	5699d 23h	/
125	All files are linked to each other. RTL is still not linked through hdl_path()	creep	5700d 14h	/
124	All signals are mapped on the BFM and MON using the SIG_MAP.	creep	5700d 17h	/
123	Added all the eRM files.	creep	5700d 17h	/
122	Adding alu_mon.e	creep	5700d 18h	/
121	Adding formal verification folder.	creep	5700d 18h	/
120	Added some extra commentaries.	creep	5701d 18h	/
119	removing old file.	creep	5701d 20h	/
118	The top level name was in uppercase. The correct is lowercase.	creep	5701d 22h	/
117	Fixed the top level and connected the entire project.	creep	5701d 22h	/
116	Changed the module instantiation into the dot form.	creep	5701d 22h	/
115	Renamed the signal control. It is mem_rw now.	creep	5701d 22h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories t6507lp

[/] - Rev 134

Filtering Options