URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] - Rev 89

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
89	Absolute indexed mode, READ_MODIFY_WRITE TYPE instruction when page is NOT crossed is coded and simulated.	creep	5688d 19h	/
88	Absolute indexed mode, READ TYPE instruction when page IS crossed is coded and simulated.	creep	5688d 20h	/
87	Absolute indexed mode, READ TYPE instruction when no page is crossed is coded and simulated.	creep	5689d 11h	/
86	Zero page indexed mode is working fine.	creep	5689d 15h	/
85	alu_x and alu_y variables created.	gabrieloshiro	5689d 19h	/
84	X and Y register are passed from ALU to FSM.	gabrieloshiro	5689d 19h	/
83	Completed HAL checking. All the relevant warnings and errors were removed.	creep	5689d 20h	/
82	Did some checking with HAL and fixed 20+ warnings and errors.	creep	5690d 12h	/
81	Decimal mode (BCD) is working.	gabrieloshiro	5690d 12h	/
80	Grouping some instructions that have the same behavioral.	gabrieloshiro	5690d 13h	/
79	ALU testbench added.	gabrieloshiro	5690d 14h	/
78	ZPG coded and simulated.	creep	5690d 14h	/
77	ZPG coded. Simulation is halfway.	creep	5690d 14h	/
76	ABS write instructions were not simulated. Also added some initial ZPG simulation.	creep	5690d 14h	/
75	First working version!	gabrieloshiro	5690d 15h	/
74	The file now describes who is doing what.	creep	5690d 15h	/
73	Added schedule file into the readme file.	creep	5690d 15h	/
72	Project management folder.	creep	5690d 15h	/
71	Four addressing modes are simulated: immediate, accumulator, implied and absolute. The simulation was done using a testbench that contains a small memory inside.	creep	5690d 15h	/
70	Fixed several timing. Registered outputs working. Only three adressing modes coded, the previous coding was erased.	creep	5694d 12h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories t6507lp

[/] - Rev 89

Filtering Options