OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] - Rev 65

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
65 Skeleton of new driver. Doesn't actually talk to hardware yet. AlbertVeli 5829d 03h /
64 added .* files marcus.erlandsson 5829d 03h /
63 added arch/s390 marcus.erlandsson 5829d 03h /
62 added linux 2.6.24 marcus.erlandsson 5829d 04h /
61 sd-card linux driver dev. marcus.erlandsson 5829d 05h /
60 Bit of polish on main makefile and removed some unncessary library calls in software makefile julius 5869d 23h /
59 Adding sw support library uart files julius 5870d 02h /
58 Further documentation in the main makefile julius 5870d 02h /
57 A better explanation at top of main sim makefile julius 5870d 23h /
56 OR1k sim tests now implemented and working julius 5870d 23h /
55 Systemc vcd file name based on test name which is passed via command line when the executable is run julius 5871d 01h /
54 Added verilog UART decoder for event-driven sim tests (icarus, nc) - removed MAC tests from multiplier tests - not returning right results for some reason - should be looked at julius 5871d 03h /
53 verilator test loop in makefile - same results as icarus julius 5871d 16h /
52 Enabled own printf function using UART as output julius 5871d 17h /
51 Added SystemC Uart model julius 5874d 06h /
50 Tracing enabled on Verilator model julius 5874d 20h /
49 Verilator model now builds OK. julius 5875d 04h /
48 Closer to working verilator build julius 5875d 21h /
47 Basic verilator model getting closer. Included more modules from the example by Jeremy Bennett. Final cplusplus executable from verilator output fails to link properly julius 5876d 01h /
46 Flash memory now also disabled when SDRAM disabled, which is by default. Ethernet now enabled by defining USE_ETHERNET, otherwise it is disabled by default. Default icarus tests now very fast due to this julius 5877d 05h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.