OpenCores
URL https://opencores.org/ocsvn/tinycpu/tinycpu/trunk

Subversion Repositories tinycpu

[/] - Rev 24

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
24 Good news, mov to IP actually works as expected! earlz 4414d 03h /
23 Added top module for testing how our memory and cpu will work together. (hint: success)
Messing around with a small timing issue in core
earlz 4414d 04h /
22 Added to process sensitivity list to avoid warning and added ELSE for IR so it doesn't generate a latch earlz 4414d 19h /
21 The core_tb testbench finally passes. It probably doesn't synthesize, or even pass other testbenches, but it passes that one damn it. earlz 4414d 20h /
20 fuck it. All sorts of broken, will try to fix it tomorrow earlz 4415d 19h /
19 Got beginning of core/decoder for the CPU earlz 4415d 21h /
18 Finished memory controller earlz 4419d 07h /
17 Added fetch component for fetching from memory to instruction register
Added additional testing for carryover to make sure it's correct
earlz 4419d 20h /
16 Renamed incdec to carryover (see design for why).
carryover should be done, though may change the "straight through on disable" behavior to instead leaving it floating depending on how things go later with coding.
earlz 4422d 23h /
15 Added README, LICENSE, and the (so far not created) incdec component earlz 4424d 20h /
14 Added ALU with all the operations we'll need. Synthesizes as well trivially earlz 4425d 04h /
13 Forgot about the new library I added earlz 4425d 07h /
12 registerfile has ports for every register now
makefile now uses GHW file format for gtkwave instead of VCD
earlz 4425d 08h /
11 Finally, it synthesizes to BRAM.. Possibly need to fix how the DataOut syncs with WriteEnable and Address though if I plan to both read and write on the same clock edge earlz 4428d 21h /
10 Just committing so I can keep this original that passes simulation, but still synthesizes to LUTs earlz 4428d 21h /
9 Trying to add a byte-enable to the RAM. Used Xilinx's template for it, but ghdl won't pass the testbench earlz 4429d 05h /
8 Added blockram for inferring actual block RAM.
Now we need a memory controller, not a crappy memory emulation thing
earlz 4430d 04h /
7 Changed memory to fix bound check error
Decreased size of RAM since 4096 bytes of RAM would require an FPGA with more than 32K flip-flops (mine has ~4000)
earlz 4430d 06h /
6 Reworked memory code to hopefully synthesize better earlz 4430d 10h /
5 Modified registerfile to be dual-port for both read and write earlz 4430d 21h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.