URL https://opencores.org/ocsvn/tinycpu/tinycpu/trunk

Subversion Repositories tinycpu

[/] - Rev 24

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
24	Good news, mov to IP actually works as expected!	earlz	4423d 08h	/
23	Added top module for testing how our memory and cpu will work together. (hint: success) Messing around with a small timing issue in core	earlz	4423d 08h	/
22	Added to process sensitivity list to avoid warning and added ELSE for IR so it doesn't generate a latch	earlz	4424d 00h	/
21	The core_tb testbench finally passes. It probably doesn't synthesize, or even pass other testbenches, but it passes that one damn it.	earlz	4424d 00h	/
20	fuck it. All sorts of broken, will try to fix it tomorrow	earlz	4425d 00h	/
19	Got beginning of core/decoder for the CPU	earlz	4425d 01h	/
18	Finished memory controller	earlz	4428d 11h	/
17	Added fetch component for fetching from memory to instruction register Added additional testing for carryover to make sure it's correct	earlz	4429d 00h	/
16	Renamed incdec to carryover (see design for why). carryover should be done, though may change the "straight through on disable" behavior to instead leaving it floating depending on how things go later with coding.	earlz	4432d 03h	/
15	Added README, LICENSE, and the (so far not created) incdec component	earlz	4434d 00h	/
14	Added ALU with all the operations we'll need. Synthesizes as well trivially	earlz	4434d 08h	/
13	Forgot about the new library I added	earlz	4434d 11h	/
12	registerfile has ports for every register now makefile now uses GHW file format for gtkwave instead of VCD	earlz	4434d 12h	/
11	Finally, it synthesizes to BRAM.. Possibly need to fix how the DataOut syncs with WriteEnable and Address though if I plan to both read and write on the same clock edge	earlz	4438d 01h	/
10	Just committing so I can keep this original that passes simulation, but still synthesizes to LUTs	earlz	4438d 02h	/
9	Trying to add a byte-enable to the RAM. Used Xilinx's template for it, but ghdl won't pass the testbench	earlz	4438d 09h	/
8	Added blockram for inferring actual block RAM. Now we need a memory controller, not a crappy memory emulation thing	earlz	4439d 09h	/
7	Changed memory to fix bound check error Decreased size of RAM since 4096 bytes of RAM would require an FPGA with more than 32K flip-flops (mine has ~4000)	earlz	4439d 10h	/
6	Reworked memory code to hopefully synthesize better	earlz	4439d 14h	/
5	Modified registerfile to be dual-port for both read and write	earlz	4440d 01h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories tinycpu

[/] - Rev 24

Filtering Options