OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] - Rev 111

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
111 Fixed inverted wait_n in tv80 core, updated sc_env environment ghutchis 4780d 01h /
110 Updated rgen script, added documentation for rgen ghutchis 4838d 04h /
109 Removed mreq_n from cfgo_driver, disconnected interrupt line ghutchis 4864d 07h /
108 Added environment parameter to control run time ghutchis 4864d 07h /
107 Fixed memory contention between config interface and TV80 during write ghutchis 4864d 17h /
106 Additional environment updates. Added sample source code for
application. Fixed memory overflow bug in load_ihex().
ghutchis 4864d 17h /
105 Fixed bugs after environment bringup ghutchis 4864d 18h /
104 Added basic SystemC environment for testing sample app ghutchis 4864d 18h /
103 Updated RTL syntax errors ghutchis 4865d 00h /
102 Added environment directory for "localcfg" sample app ghutchis 4865d 02h /
101 Added sample application for local config processor ghutchis 4865d 06h /
100 Changed do to dout in tv80n, checked in fix for flags bug ghutchis 4896d 04h /
99 Fixed setting of flags for LD A, I and LD A, R instructions

Added new testcase ivec_flags to cover new opcodes
ghutchis 4954d 02h /
98 Changed malloc for strings with constant length copy, add assertion checks for
null pointers in env memory, and fixed some formatting
ghutchis 5298d 19h /
97 Added data in mux, added 16450 UART to environment ghutchis 5302d 22h /
96 Added Z80 op decode to environment, enabled by -k switch ghutchis 5303d 04h /
95 Updated regression script to use SystemC simulation ghutchis 5304d 23h /
94 Ported over env_io.v from Verilog environment to tv_responder.
Basic tests from Verilog environment (hello, fib) now passing in
SystemC environment.
ghutchis 5307d 00h /
93 Added common header file for all systemc environment ghutchis 5307d 22h /
92 Added responder to top level, beginning of support for ihex load ghutchis 5312d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.