OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] - Rev 38

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
38 Added command-line options for help (-h) and run with instruction decode (-d) ghutchis 7189d 15h /
37 Added new I/O registers for testing block I/O ghutchis 7189d 15h /
36 Removed default instruction decode ghutchis 7189d 15h /
35 Updated IO registers to add checksum and increment-on-read registers
used for testing block I/O instructions.
ghutchis 7190d 02h /
34 Created test for block I/O instructions ghutchis 7190d 02h /
33 Added missing IncDec controls to OUTI/OUTD instructions ghutchis 7190d 23h /
32 Added "bintr" basic interrupt test, which tests Z80 interrupt mode 1. ghutchis 7206d 01h /
31 1) Added environment support for Z80 op decode in log file.
2) Fixed env support for interrupt generation and clearing
ghutchis 7206d 01h /
30 Added HTML version of docs ghutchis 7209d 01h /
29 Added references ghutchis 7209d 01h /
28 Added code to initialize RAM to all 00 at environment start-up time. ghutchis 7209d 01h /
27 Modified tvs80 test to run from a ROM image, and work with the
standard environment.
ghutchis 7209d 01h /
26 Updated docs ghutchis 7209d 02h /
25 Added XML master document ghutchis 7209d 04h /
24 tv80s.v ghutchis 7219d 15h /
23 Completed conversion to one-hot encoding ghutchis 7232d 05h /
22 Changed starting state for one-hot tstate ghutchis 7232d 05h /
21 Replaced encoded states with one-hot ghutchis 7233d 06h /
20 Merged suggested patches from HPA into test branch ghutchis 7254d 17h /
19 This commit was manufactured by cvs2svn to create branch 'hpa1'. 7268d 09h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.