OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] - Rev 52

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
52 Added simple GMII-like interface for testing ghutchis 7225d 21h /
51 More restructuring-related code ghutchis 7225d 22h /
50 Basic synthesis script for timing/area comparison ghutchis 7241d 00h /
49 New file list for restructured core ghutchis 7241d 00h /
48 Created branch for restructuring effort ghutchis 7241d 00h /
47 This commit was manufactured by cvs2svn to create branch 'restruc2'. 7241d 00h /
46 This commit was manufactured by cvs2svn to create branch 'restruc1'. 7241d 00h /
45 Added negedge version of top ghutchis 7241d 00h /
44 Updated run script for better dump control ghutchis 7241d 03h /
43 Fixed assembly routines for blk mem copy test ghutchis 7263d 16h /
42 Added decode of OUT (##),A instruction
Removed dump-by-default and added DUMP_START define
ghutchis 7263d 16h /
41 Added random-read value port ghutchis 7265d 20h /
40 Added random-read port and block memory instruction test ghutchis 7265d 20h /
39 Added checksum port definitions, and test for block-OUT instructions ghutchis 7265d 21h /
38 Added command-line options for help (-h) and run with instruction decode (-d) ghutchis 7267d 14h /
37 Added new I/O registers for testing block I/O ghutchis 7267d 14h /
36 Removed default instruction decode ghutchis 7267d 14h /
35 Updated IO registers to add checksum and increment-on-read registers
used for testing block I/O instructions.
ghutchis 7268d 01h /
34 Created test for block I/O instructions ghutchis 7268d 01h /
33 Added missing IncDec controls to OUTI/OUTD instructions ghutchis 7268d 22h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.