OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] - Rev 55

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
55 Added documentation of core area and the simple GMII interface block. ghutchis 7196d 09h /
54 Test program for network interface ghutchis 7198d 06h /
53 Added environment hooks for using and testing the GMII interface ghutchis 7198d 06h /
52 Added simple GMII-like interface for testing ghutchis 7198d 06h /
51 More restructuring-related code ghutchis 7198d 06h /
50 Basic synthesis script for timing/area comparison ghutchis 7213d 09h /
49 New file list for restructured core ghutchis 7213d 09h /
48 Created branch for restructuring effort ghutchis 7213d 09h /
47 This commit was manufactured by cvs2svn to create branch 'restruc2'. 7213d 09h /
46 This commit was manufactured by cvs2svn to create branch 'restruc1'. 7213d 09h /
45 Added negedge version of top ghutchis 7213d 09h /
44 Updated run script for better dump control ghutchis 7213d 12h /
43 Fixed assembly routines for blk mem copy test ghutchis 7236d 01h /
42 Added decode of OUT (##),A instruction
Removed dump-by-default and added DUMP_START define
ghutchis 7236d 01h /
41 Added random-read value port ghutchis 7238d 05h /
40 Added random-read port and block memory instruction test ghutchis 7238d 05h /
39 Added checksum port definitions, and test for block-OUT instructions ghutchis 7238d 06h /
38 Added command-line options for help (-h) and run with instruction decode (-d) ghutchis 7239d 23h /
37 Added new I/O registers for testing block I/O ghutchis 7239d 23h /
36 Removed default instruction decode ghutchis 7239d 23h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.