OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] - Rev 84

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
84 New directory structure. root 6305d 09h /
83 Some fixes from Guy-- replace case with casex. hharte 6378d 16h /
82 Clean up spacing hharte 6388d 12h /
81 Initial version of TV80 Wishbone Wrapper hharte 6388d 12h /
80 Misc. code clean-up on mcode to make code smaller and (hopefully)
more readable.
ghutchis 7488d 00h /
79 Added JR self-checking test ghutchis 7488d 00h /
78 Hajime Ishitani pointed out missing invert on cs_n signal ghutchis 7531d 02h /
77 Added back files lost after server crash ghutchis 7562d 20h /
76 This commit was manufactured by cvs2svn to create tag 'rel_1_0'. 7642d 02h /
75 Modified environment I/O so multicycle wr_n signals are only seen as
a single write.
ghutchis 7642d 02h /
74 Changed default for T2Write to be 1, to match expected behavior for
most users.
ghutchis 7642d 03h /
73 Added RC4 encrypt/decrypt test ghutchis 7653d 22h /
72 Added copyright header ghutchis 7653d 22h /
71 Ported UART from T80 ghutchis 7715d 01h /
70 Added test for T16450 UART ghutchis 7765d 20h /
69 Added UART instance in testbench, and added UART to compile list. ghutchis 7765d 20h /
68 Updated nwtest to reflect changes in register interface to simple_gmii.
In particular, interrupt bits for packet arrival and sending now need
to be explicitly cleared afterwards.
ghutchis 7773d 21h /
67 Updated register generator based on testing with simple_gmii. Changed
how interrupt output mux is created, fixed many bugs.
ghutchis 7773d 21h /
66 Modified top level testbench to reflect changes in simple_gmii block ghutchis 7773d 21h /
65 Major restructuring of simple_gmii block.

1) Changed simple_gmii block to simple_gmii_core
2) Migrated RAM instances out of core into top level
3) Removed CPU interface logic and created CPU interface block using
register generator
4) Changed status register to interrupt register and added interrupt
logic
ghutchis 7773d 21h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.