OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] - Rev 60

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 Things related to msr register changed. After THRE IRQ occurs, and one
character is written to the transmit fifo, the detection of the THRE bit in the
LSR is delayed for one character time.		 mohor 8242d 07h /
59 MSR register fixed. mohor 8245d 04h /
58 After reset modem status register MSR should be reset. mohor 8245d 07h /
57 timeout irq must be set regardless of the rda irq (rda irq does not reset the
timeout counter).		 mohor 8246d 07h /
56 thre irq should be cleared only when being source of interrupt. mohor 8246d 07h /
55 some synthesis bugs fixed gorban 8246d 19h /
54 LSR status bit 0 was not cleared correctly in case of reseting the FCR (rx fifo). mohor 8247d 08h /
53 Scratch register define added. mohor 8248d 08h /
52 Scratch register added gorban 8248d 21h /
51 Igor fixed break condition bugs gorban 8248d 21h /
50 Bug in LSR[0] is fixed.
All WISHBONE signals are now sampled, so another wait-state is introduced on all transfers.		 gorban 8253d 02h /
49 committed the debug interface file gorban 8254d 20h /
48 Updated specification documentation.
Added full 32-bit data bus interface, now as default.
Address is 5-bit wide in 32-bit data bus mode.
Added wb_sel_i input to the core. It's used in the 32-bit mode.
Added debug interface with two 32-bit read-only registers in 32-bit mode.
Bits 5 and 6 of LSR are now only cleared on TX FIFO write.
My small test bench is modified to work with 32-bit mode.		 gorban 8255d 20h /
47 Fixed: timeout and break didn't pay attention to current data format when counting time gorban 8260d 22h /
46 Fixed bug that prevented synthesis in uart_receiver.v gorban 8261d 19h /
45 Lots of fixes:
Break condition wasn't handled correctly at all.
LSR bits could lose their values.
LSR value after reset was wrong.
Timing of THRE interrupt signal corrected.
LSR bit 0 timing corrected.		 gorban 8262d 20h /
44 fixed more typo bugs gorban 8276d 19h /
43 lsr1r error fixed. mohor 8277d 02h /
42 ti_int_pnd error fixed. mohor 8277d 02h /
41 ti_int_d error fixed. mohor 8277d 02h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.