OpenCores
URL https://opencores.org/ocsvn/uart6551/uart6551/trunk

Subversion Repositories uart6551

[/] - Rev 10

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
10 - zero output bus when not selected to allow wire-or'ing robfinch 610d 22h /
9 - 100 MHz baud table
- transmitter timing
robfinch 615d 11h /
8 - remove positional parameters robfinch 616d 04h /
7 - added synchronous bus interface for top level robfinch 727d 13h /
6 - updated to use vendor fifo's robfinch 917d 09h /
5 - added 12-bit version robfinch 927d 12h /
4 - fix count robfinch 1053d 13h /
3 - improve operation with fifo's disabled robfinch 1837d 09h /
2 robfinch 1844d 03h /
1 The project and the structure was created root 1844d 06h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.