OpenCores
URL https://opencores.org/ocsvn/uart6551/uart6551/trunk

Subversion Repositories uart6551

[/] - Rev 12

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
12 - change index 3 to 2 robfinch 784d 14h /
11 - 256-byte config space robfinch 784d 19h /
10 - zero output bus when not selected to allow wire-or'ing robfinch 875d 00h /
9 - 100 MHz baud table
- transmitter timing
robfinch 879d 13h /
8 - remove positional parameters robfinch 880d 06h /
7 - added synchronous bus interface for top level robfinch 991d 15h /
6 - updated to use vendor fifo's robfinch 1181d 11h /
5 - added 12-bit version robfinch 1191d 15h /
4 - fix count robfinch 1317d 15h /
3 - improve operation with fifo's disabled robfinch 2101d 12h /
2 robfinch 2108d 05h /
1 The project and the structure was created root 2108d 08h /

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.