OpenCores
URL https://opencores.org/ocsvn/uart6551/uart6551/trunk

Subversion Repositories uart6551

[/] - Rev 12

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
12 - change index 3 to 2 robfinch 522d 19h /
11 - 256-byte config space robfinch 523d 00h /
10 - zero output bus when not selected to allow wire-or'ing robfinch 613d 05h /
9 - 100 MHz baud table
- transmitter timing
robfinch 617d 18h /
8 - remove positional parameters robfinch 618d 12h /
7 - added synchronous bus interface for top level robfinch 729d 21h /
6 - updated to use vendor fifo's robfinch 919d 16h /
5 - added 12-bit version robfinch 929d 20h /
4 - fix count robfinch 1055d 20h /
3 - improve operation with fifo's disabled robfinch 1839d 17h /
2 robfinch 1846d 10h /
1 The project and the structure was created root 1846d 13h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.