OpenCores
URL https://opencores.org/ocsvn/usb11/usb11/trunk

Subversion Repositories usb11

[/] - Rev 8

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
8 Verilog defines file for testbench. alfoltran 7499d 08h /
7 All files in '.zip'. alfoltran 7502d 05h /
6 Task in5 correction: no ACK for length zero packet. alfoltran 7502d 05h /
5 Function in5 correction: no ACK for length zero packet. alfoltran 7502d 06h /
4 USB1.1 Testbench Documentation alfoltran 7502d 06h /
3 All projects files in '.zip'. alfoltran 7503d 05h /
2 Initial version in OpenCores.org (2004/04/10 - 19:22GMT) alfoltran 7503d 05h /
1 Standard project directories initialized by cvs2svn. 7503d 05h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.