OpenCores
URL https://opencores.org/ocsvn/v586/v586/trunk

Subversion Repositories v586

[/] - Rev 102

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
102 committed 128mbytes boot code for nexys4 ddr ultro 2925d 03h /
101 add ddr interface mig7 xilinx xci ip ultro 2925d 17h /
100 add crossbar for nexys4 ddr with 128megabyte ram window ultro 2925d 17h /
99 remove phy_intn from xdc constraints as it is not used inside design wi th etherlite. ultro 2967d 01h /
98 update tbench and add mii to rmii converter ip from xilinx ultro 2967d 11h /
97 update periph and TOP ultro 2967d 11h /
96 update periph , uart is not inside ultro 2967d 12h /
95 update boot.mem accordingly to test.s cleanup ultro 2969d 15h /
94 clean up test.s ultro 2969d 15h /
93 added stub for keyboard ultro 2970d 03h /
92 added doc ultro 2970d 05h /
91 update netlists cosmetics ultro 2970d 17h /
90 updated cosmetic periph.v ultro 2970d 18h /
89 add 3x rtl files ultro 2970d 19h /
88 remove axi ip standalone ultro 2970d 19h /
87 update rtl for boot.mem ultro 2970d 19h /
86 update tbench ultro 2970d 19h /
85 supress 2 files acu.v and clk_wiz.vhd ultro 2970d 20h /
84 add Xilinx xci ip repo ultro 2970d 20h /
83 cleanup ultro 2970d 21h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.