OpenCores
URL https://opencores.org/ocsvn/v586/v586/trunk

Subversion Repositories v586

[/] - Rev 20

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
20 mcs files updated with uart 16750 and gpios ultro 3698d 02h /
19 added readme file on uart16750 project usage and original files ultro 3698d 04h /
18 added original uart16750 files ultro 3698d 04h /
17 change makefile for verilog simulation with 16750 ultro 3698d 04h /
16 added gpio and second uart to ucf ultro 3698d 04h /
15 update mem files for booting at 57600 bauds with 16750 ultro 3698d 04h /
14 update RTL with bug fix for prefetch and dual aurt 16750 addition ultro 3698d 04h /
13 added 16750 uart netlist ultro 3698d 04h /
12 delete 16450 ultro 3698d 05h /
11 commit nex mcs ultro 3727d 03h /
10 delete ultro 3727d 03h /
9 update readme ultro 3727d 03h /
8 update boot for faster copy from spi flash to sram ultro 3727d 04h /
7 update bug on prefetch length grant 10 -> 11 ultro 3727d 04h /
6 removed extra file ultro 3730d 15h /
5 initial commit ultro 3730d 22h /
4 initial commit ultro 3730d 22h /
3 initial commit ultro 3730d 22h /
2 initial commit ultro 3730d 23h /
1 The project and the structure was created root 3731d 06h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.