OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] - Rev 60

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 added wb b3 byte enable memory, added test in makefile through icarus, typo in latch fixed unneback 5064d 23h /
59 added WB RAM B3 with byte enable unneback 5065d 23h /
58 corrected EXT unit, rewrite of FF1, FL1 unneback 5082d 06h /
57 corrected EXT unit, rewrite of FF1, FL1 unneback 5082d 06h /
56 WB B4 RAM we fix unneback 5094d 22h /
55 added WB_B4RAM with byte enable unneback 5097d 05h /
54 added WB_B4RAM with byte enable unneback 5097d 05h /
53 added WB_B4RAM with byte enable unneback 5097d 05h /
52 added WB_B4RAM with byte enable unneback 5097d 05h /
51 added WB_B4RAM with byte enable unneback 5097d 05h /
50 added WB_B4RAM with byte enable unneback 5097d 06h /
49 added WB_B4RAM with byte enable unneback 5097d 06h /
48 wb updated unneback 5104d 00h /
47 added help program for LFSR counters unneback 5199d 03h /
46 updated parity unneback 5200d 04h /
45 updated timing in io models unneback 5201d 22h /
44 added target independet IO functionns unneback 5204d 22h /
43 added logic for parity generation and check unneback 5209d 01h /
42 updated mux_andor unneback 5213d 01h /
41 typo in registers.v unneback 5213d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.