URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] - Rev 27

Rev	Log message	Author	Age	Path
27		unneback	5256d 23h	/
26	compiles OK, not simulated	unneback	5258d 22h	/
25		unneback	5259d 01h	/
24	Updated the memory controller according to recent update of Versatile_counter. Modified the rtl Makefile and added an excel file with counter definitions.	mikaeljf	5259d 12h	/
23	Removed redundant code.	mikaeljf	5267d 05h	/
22	Updated the Altera timing constraints file, also minor updates of defines file and Makefile.	mikaeljf	5269d 01h	/
21	Updated the Altera timing constraints file (.sdc).	mikaeljf	5273d 04h	/
20	Minor update of sdc-file.	mikaeljf	5275d 05h	/
19	Added do-file for Modelsim waveform viewer.	mikaeljf	5281d 10h	/
18	Updated the rtl/verilog Makefile and the bench Makefile.	mikaeljf	5282d 07h	/
17	Modified rtl Makefile and tb_defines.v	mikaeljf	5285d 06h	/
16	Added fizzim.pl	mikaeljf	5285d 06h	/
15	Added module 'dcm_pll.v' with Xilinx DCM and Altera altpll, also added module 'ddr_ff.v' with Xilinx IDDR/ODDR and Altera altddio_in/altddio_out. Added simple simulation script for Xilinx and Altera. Added simple synthesis script and SDC timing constraints for Altera.	mikaeljf	5286d 06h	/
14	Added external feedback of DDR SDRAM clock.	mikaeljf	5376d 09h	/
13	Modified DDR FSM for read and write, added counters for burst length, read/write latency, write recovery time etc. Added DCM with external feedback.	mikaeljf	5376d 12h	/
12	Minor update of whishbone FSMs in TB	mikaeljf	5386d 12h	/
11	Initial version with support for DDR	mikaeljf	5387d 00h	/
10		unneback	5414d 08h	/
9	testbench	unneback	5414d 08h	/
8		unneback	5510d 04h	/