URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] - Rev 28

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
28	Fixed typos and updated the rtl Makefile and Altera-Modelsim script. Modified the counter-excel file and added missing module 'dff_sr.v'.	mikaeljf	5238d 12h	/
27		unneback	5242d 03h	/
26	compiles OK, not simulated	unneback	5244d 02h	/
25		unneback	5244d 05h	/
24	Updated the memory controller according to recent update of Versatile_counter. Modified the rtl Makefile and added an excel file with counter definitions.	mikaeljf	5244d 16h	/
23	Removed redundant code.	mikaeljf	5252d 09h	/
22	Updated the Altera timing constraints file, also minor updates of defines file and Makefile.	mikaeljf	5254d 05h	/
21	Updated the Altera timing constraints file (.sdc).	mikaeljf	5258d 08h	/
20	Minor update of sdc-file.	mikaeljf	5260d 09h	/
19	Added do-file for Modelsim waveform viewer.	mikaeljf	5266d 14h	/
18	Updated the rtl/verilog Makefile and the bench Makefile.	mikaeljf	5267d 11h	/
17	Modified rtl Makefile and tb_defines.v	mikaeljf	5270d 10h	/
16	Added fizzim.pl	mikaeljf	5270d 10h	/
15	Added module 'dcm_pll.v' with Xilinx DCM and Altera altpll, also added module 'ddr_ff.v' with Xilinx IDDR/ODDR and Altera altddio_in/altddio_out. Added simple simulation script for Xilinx and Altera. Added simple synthesis script and SDC timing constraints for Altera.	mikaeljf	5271d 10h	/
14	Added external feedback of DDR SDRAM clock.	mikaeljf	5361d 13h	/
13	Modified DDR FSM for read and write, added counters for burst length, read/write latency, write recovery time etc. Added DCM with external feedback.	mikaeljf	5361d 16h	/
12	Minor update of whishbone FSMs in TB	mikaeljf	5371d 16h	/
11	Initial version with support for DDR	mikaeljf	5372d 04h	/
10		unneback	5399d 12h	/
9	testbench	unneback	5399d 12h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories versatile_mem_ctrl

[/] - Rev 28

Filtering Options