OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] - Rev 29

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
29 Adapted the test bench to the new wishbone interface. mikaeljf 5324d 13h /
28 Fixed typos and updated the rtl Makefile and Altera-Modelsim script. Modified the counter-excel file and added missing module 'dff_sr.v'. mikaeljf 5324d 15h /
27 unneback 5328d 06h /
26 compiles OK, not simulated unneback 5330d 05h /
25 unneback 5330d 08h /
24 Updated the memory controller according to recent update of Versatile_counter. Modified the rtl Makefile and added an excel file with counter definitions. mikaeljf 5330d 19h /
23 Removed redundant code. mikaeljf 5338d 12h /
22 Updated the Altera timing constraints file, also minor updates of defines file and Makefile. mikaeljf 5340d 08h /
21 Updated the Altera timing constraints file (.sdc). mikaeljf 5344d 11h /
20 Minor update of sdc-file. mikaeljf 5346d 12h /
19 Added do-file for Modelsim waveform viewer. mikaeljf 5352d 17h /
18 Updated the rtl/verilog Makefile and the bench Makefile. mikaeljf 5353d 14h /
17 Modified rtl Makefile and tb_defines.v mikaeljf 5356d 13h /
16 Added fizzim.pl mikaeljf 5356d 13h /
15 Added module 'dcm_pll.v' with Xilinx DCM and Altera altpll, also added module 'ddr_ff.v' with Xilinx IDDR/ODDR and Altera altddio_in/altddio_out. Added simple simulation script for Xilinx and Altera. Added simple synthesis script and SDC timing constraints for Altera. mikaeljf 5357d 13h /
14 Added external feedback of DDR SDRAM clock. mikaeljf 5447d 16h /
13 Modified DDR FSM for read and write, added counters for burst length, read/write latency, write recovery time etc. Added DCM with external feedback. mikaeljf 5447d 19h /
12 Minor update of whishbone FSMs in TB mikaeljf 5457d 19h /
11 Initial version with support for DDR mikaeljf 5458d 07h /
10 unneback 5485d 15h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.