OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] - Rev 73

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
73 Minor updates to fix lost revisions 69 and 70. mikaeljf 5214d 21h /
72 Restored lost revisions 69 and 70. mikaeljf 5214d 22h /
71 Replacing versatile_mem_ctrl_top with revisino 68 version but with top level ack fix. May lose some of revision 69 and 70 changes julius 5214d 23h /
70 mikaeljf 5218d 05h /
69 mikaeljf 5219d 02h /
68 cleaqnup unneback 5220d 14h /
67 added FSM for wb if unneback 5220d 14h /
66 unneback 5220d 17h /
65 added unneback 5220d 17h /
64 Changed sdr 16 FSM to use defines instead of parameters which were somehow screwing up synplify, reinstated used of sdr_16_defines.v file julius 5221d 16h /
63 Fixed a couple of sdr_16 bugs to do with tracking of opened banks julius 5222d 00h /
62 Added note to sdr_16_defines.v asking if it's still used julius 5222d 02h /
61 Fixed blocking/nonblocking assign issue in sdr_16 fsm julius 5226d 00h /
60 Added synthesis directives ensuring registering of right signals in IOBs for sdr16 controller. Removed comment stripping from vppreproc command for sdr_16 creation. julius 5226d 00h /
59 counter changed to shift register unneback 5226d 02h /
58 sdr_16 fixes for timing - extra egress register stage, appropriate changes in sdr_16 fsm julius 5227d 03h /
57 added support for early termination of burst access unneback 5228d 05h /
56 corrected fifo_rd_data in state w4d unneback 5229d 22h /
55 Fixed up sdr16 dqm output julius 5230d 17h /
54 dqm moved into FSM unneback 5231d 14h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.