OpenCores
URL https://opencores.org/ocsvn/vga_lcd/vga_lcd/trunk

Subversion Repositories vga_lcd

[/] - Rev 18

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 Removed files. They are not used anymore. rherveille 8423d 17h /
17 Major rework.
Included generic memory models.
Core now supports pixel clocks at same speed as wishbone clock (except for 8bpp color mode)		 rherveille 8423d 17h /
16 - Changed Directory Structure
- Added verilog Source Code
- Changed IO pin names and defines statements		 rudi 8450d 23h /
15 Created directory structure (documentation, vhdl, verilog) rherveille 8486d 13h /
14 Added CLUT bank switching.
Replaced multiplier with simple counters.
Fixed timing bug.		 rherveille 8487d 08h /
13 Replaced csm.vhd by csm_pb.vhd. Core does not require CLKx2 clock anymore. rherveille 8487d 21h /
12 Added new top-level and sub-level (vga_and_clut.vhd & csm.vhd);
adds color-lookup-table to the VGA core (i.e. on-chip CLUT).
Ram generation has been tested with Altera and Xilinx parts.		 rherveille 8497d 00h /
11 Major bug fixes in Wishbone Master and ColorProcessor blocks.
Core did not respond correctly to delayed ACK_I signals.

Added built-in Color Lookup Tables.		 rherveille 8497d 00h /
10 Design now uses Xilinx-BlockRAMs instead of selectRAM rherveille 8503d 16h /
9 no message rherveille 8504d 09h /
8 Revised core. Removed unused signals rherveille 8509d 17h /
7 revised counter.vhd rherveille 8513d 19h /
6 no message rherveille 8514d 19h /
5 Fixed a bug in wishbone master. Updated simulation files also rherveille 8518d 19h /
4 changed wishbone address sections. rherveille 8529d 19h /
3 This commit was manufactured by cvs2svn to create tag 'beta'. 8543d 00h /
2 initial release rherveille 8543d 00h /
1 Standard project directories initialized by cvs2svn. 8543d 00h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.