OpenCores
URL https://opencores.org/ocsvn/vga_lcd/vga_lcd/trunk

Subversion Repositories vga_lcd

[/] - Rev 22

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
22 VGA Core v2.0
Document revision 0.7		 rherveille 8449d 16h /
21 VGA Core v2.0
Document revision 0.7		 rherveille 8449d 16h /
20 Switched parameter order. rherveille 8458d 21h /
19 Major revisions throughout the core.
Moved Color Lookup Table inside core.
Changed control & status register contents.
Changed port names to be conform to new naming convention.
Fixed bug in CAB assertion.
Changed video memory address generation.
and many more ....		 rherveille 8458d 22h /
18 Removed files. They are not used anymore. rherveille 8487d 19h /
17 Major rework.
Included generic memory models.
Core now supports pixel clocks at same speed as wishbone clock (except for 8bpp color mode)		 rherveille 8487d 19h /
16 - Changed Directory Structure
- Added verilog Source Code
- Changed IO pin names and defines statements		 rudi 8515d 02h /
15 Created directory structure (documentation, vhdl, verilog) rherveille 8550d 15h /
14 Added CLUT bank switching.
Replaced multiplier with simple counters.
Fixed timing bug.		 rherveille 8551d 10h /
13 Replaced csm.vhd by csm_pb.vhd. Core does not require CLKx2 clock anymore. rherveille 8551d 23h /
12 Added new top-level and sub-level (vga_and_clut.vhd & csm.vhd);
adds color-lookup-table to the VGA core (i.e. on-chip CLUT).
Ram generation has been tested with Altera and Xilinx parts.		 rherveille 8561d 02h /
11 Major bug fixes in Wishbone Master and ColorProcessor blocks.
Core did not respond correctly to delayed ACK_I signals.

Added built-in Color Lookup Tables.		 rherveille 8561d 02h /
10 Design now uses Xilinx-BlockRAMs instead of selectRAM rherveille 8567d 18h /
9 no message rherveille 8568d 11h /
8 Revised core. Removed unused signals rherveille 8573d 19h /
7 revised counter.vhd rherveille 8577d 21h /
6 no message rherveille 8578d 21h /
5 Fixed a bug in wishbone master. Updated simulation files also rherveille 8582d 21h /
4 changed wishbone address sections. rherveille 8593d 21h /
3 This commit was manufactured by cvs2svn to create tag 'beta'. 8607d 02h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.