URL https://opencores.org/ocsvn/vga_lcd/vga_lcd/trunk

Subversion Repositories vga_lcd

[/] - Rev 23

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
23	Added Copyright/Licence header	rherveille	8405d 02h	/
22	VGA Core v2.0 Document revision 0.7	rherveille	8424d 23h	/
21	VGA Core v2.0 Document revision 0.7	rherveille	8424d 23h	/
20	Switched parameter order.	rherveille	8434d 03h	/
19	Major revisions throughout the core. Moved Color Lookup Table inside core. Changed control & status register contents. Changed port names to be conform to new naming convention. Fixed bug in CAB assertion. Changed video memory address generation. and many more ....	rherveille	8434d 05h	/
18	Removed files. They are not used anymore.	rherveille	8463d 02h	/
17	Major rework. Included generic memory models. Core now supports pixel clocks at same speed as wishbone clock (except for 8bpp color mode)	rherveille	8463d 02h	/
16	- Changed Directory Structure - Added verilog Source Code - Changed IO pin names and defines statements	rudi	8490d 08h	/
15	Created directory structure (documentation, vhdl, verilog)	rherveille	8525d 22h	/
14	Added CLUT bank switching. Replaced multiplier with simple counters. Fixed timing bug.	rherveille	8526d 17h	/
13	Replaced csm.vhd by csm_pb.vhd. Core does not require CLKx2 clock anymore.	rherveille	8527d 05h	/
12	Added new top-level and sub-level (vga_and_clut.vhd & csm.vhd); adds color-lookup-table to the VGA core (i.e. on-chip CLUT). Ram generation has been tested with Altera and Xilinx parts.	rherveille	8536d 09h	/
11	Major bug fixes in Wishbone Master and ColorProcessor blocks. Core did not respond correctly to delayed ACK_I signals. Added built-in Color Lookup Tables.	rherveille	8536d 09h	/
10	Design now uses Xilinx-BlockRAMs instead of selectRAM	rherveille	8543d 00h	/
9	no message	rherveille	8543d 18h	/
8	Revised core. Removed unused signals	rherveille	8549d 02h	/
7	revised counter.vhd	rherveille	8553d 04h	/
6	no message	rherveille	8554d 04h	/
5	Fixed a bug in wishbone master. Updated simulation files also	rherveille	8558d 04h	/
4	changed wishbone address sections.	rherveille	8569d 04h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories vga_lcd

[/] - Rev 23

Filtering Options