OpenCores
URL https://opencores.org/ocsvn/vga_lcd/vga_lcd/trunk

Subversion Repositories vga_lcd

[/] - Rev 60

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 all WB outputs are registered, but just when we dont use cursors markom 7818d 11h /
59 Removed ctrl register's clut and vide bank switch from the register test. As they get reset automatically. This may result to erroneous errors. rherveille 7850d 17h /
58 Enabled Fifo Underrun test rherveille 7850d 17h /
57 1) Rewrote vga_fifo_dc. It now uses gray codes and a more elaborate anti-metastability scheme.
2) Changed top level and pixel generator to reflect changes in the fifo.
3) Changed a bug in vga_fifo.
4) Changed pixel generator and wishbone master to reflect changes.		 rherveille 7871d 12h /
56 Removed 'or negedge arst' from sluint/luint sensitivity list rherveille 7900d 09h /
55 Initial release. rherveille 7957d 09h /
54 Added DVI tests rherveille 7957d 09h /
53 Fixed some Wishbone RevB.3 related bugs.
Changed layout of the core. Blocks are located more logically now.
Started work on a dual clocked/double edge 12bit output. Commonly used by external devices like DVI transmitters.		 rherveille 7957d 14h /
52 Numerous updates and added checks rherveille 7957d 14h /
51 Forgot to change document revision number rherveille 8005d 09h /
50 Forgot to change document revision rherveille 8005d 09h /
49 Added WISHBONE revB.3 signals rherveille 8005d 10h /
48 WISHBONE revB.3 signals added rherveille 8005d 10h /
47 Added wb_b3_check
Removed ud_cnt, ro_cnt		 rherveille 8006d 06h /
46 Added WISHBONE revB.3 sanity checks rherveille 8006d 07h /
45 Changed timing generator; made it smaller and easier. rherveille 8006d 11h /
44 Changed timing section in VGA core, changed testbench accordingly.
Fixed bug in 'timing check' test.		 rherveille 8006d 12h /
43 Added WISHBONE revB.3 Registered Feedback Cycles support rherveille 8007d 02h /
42 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8339d 12h /
41 specs version 1.1 rherveille 8339d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.