OpenCores
URL https://opencores.org/ocsvn/virtex7_pcie_dma/virtex7_pcie_dma/trunk

Subversion Repositories virtex7_pcie_dma

[/] - Rev 17

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
17 Changed name of toplevel, to make tree consistent oussamak 3389d 09h /
16 MODIFED:
-- top level name to wupper_oc (including scripts)		 aborga 3439d 03h /
15 MODIFIED:
-- Renamed core to Wupper (vhdl files)
-- Changed width of interrupt enable to number_of_interrupts		 fransschreuder 3439d 03h /
14 RENAMED:
-- simulation folder		 aborga 3439d 04h /
13 RENAMED:
-- script		 aborga 3439d 04h /
12 Fixed http://opencores.org/bug,view,2524 fransschreuder 3514d 04h /
11 MODIFIED:
-- updated documentation		 aborga 3527d 02h /
10 Changed:
LOC => Package_pin		 fransschreuder 3537d 02h /
9 Added actual version information (Build date and svn revision) in BOARD_ID register fransschreuder 3566d 00h /
8 Changed:
* Added support for circular DMA (wrap around)
* Fixed Read / Write interrupts		 fransschreuder 3566d 07h /
7 Changed:
* Simplified address calculation to relax timing
* Changed slow register clock from 40 MHz to 250/6=41.667MHz to relax timing
* Omit need of external clock crystal on the board (all clocks are now derived from the 100MHz pcie refclk
* Added support for the High tech Global HTG710 board		 fransschreuder 3606d 03h /
6 Changed:
* fixed bug #1 First read of registers sometimes fails. Added extra pipeline stage on read / write enable
* Fixed missing signals in sensitivity list		 fransschreuder 3612d 01h /
5 Changed:
* Added two registers to test interrupts vectors 2 and 3
* Added a register to read generic constants to show number of interrupts / number of descriptors
* fixed consistency of generic default values among different design units
* fixed route of pll_locked / register map record, to allow non-flattening of synthesis		 fransschreuder 3613d 05h /
4 fixed a typo in the interrupt table documentation fransschreuder 3625d 01h /
3 Created:
First commit of the full PCIe DMA Core
Including:
-Firmware
-Vivado .tcl scripts
-Questasim simulation scripts
-Documentation (Latex / Doxygen script)		 fransschreuder 3625d 02h /
2 Added firmware directory fransschreuder 3628d 00h /
1 The project and the structure was created root 3646d 19h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.