OpenCores
URL https://opencores.org/ocsvn/virtex7_pcie_dma/virtex7_pcie_dma/trunk

Subversion Repositories virtex7_pcie_dma

[/] - Rev 26

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
26 Added sys_clk constraint fransschreuder 3212d 17h /
25 Added scripts and constraints for KCU105 fransschreuder 3212d 17h /
24 Added:
* Support for KCU105 board in code
TODO
* Add constraints and build scripts for KCU105		 fransschreuder 3213d 10h /
23 Fixed reset of application registers fransschreuder 3270d 16h /
22 Added dma_soft_reset to trigger register resets fransschreuder 3276d 16h /
21 Fixed BUG http://opencores.org/bug,view,2562 fransschreuder 3285d 13h /
20 Fixed:
* Missing packets if the fifo goes empty during a TLP
* Dynamically change the empty threshold of the main fifo to TLP size		 fransschreuder 3299d 12h /
19 * driver/README updated oussamak 3305d 14h /
18 Changed:
* Added drivers
* Added Wupper tools for debugging
* Added card ID register		 oussamak 3305d 15h /
17 Changed name of toplevel, to make tree consistent oussamak 3319d 18h /
16 MODIFED:
-- top level name to wupper_oc (including scripts)		 aborga 3369d 12h /
15 MODIFIED:
-- Renamed core to Wupper (vhdl files)
-- Changed width of interrupt enable to number_of_interrupts		 fransschreuder 3369d 12h /
14 RENAMED:
-- simulation folder		 aborga 3369d 13h /
13 RENAMED:
-- script		 aborga 3369d 13h /
12 Fixed http://opencores.org/bug,view,2524 fransschreuder 3444d 13h /
11 MODIFIED:
-- updated documentation		 aborga 3457d 11h /
10 Changed:
LOC => Package_pin		 fransschreuder 3467d 12h /
9 Added actual version information (Build date and svn revision) in BOARD_ID register fransschreuder 3496d 10h /
8 Changed:
* Added support for circular DMA (wrap around)
* Fixed Read / Write interrupts		 fransschreuder 3496d 16h /
7 Changed:
* Simplified address calculation to relax timing
* Changed slow register clock from 40 MHz to 250/6=41.667MHz to relax timing
* Omit need of external clock crystal on the board (all clocks are now derived from the 100MHz pcie refclk
* Added support for the High tech Global HTG710 board		 fransschreuder 3536d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.