OpenCores
URL https://opencores.org/ocsvn/virtex7_pcie_dma/virtex7_pcie_dma/trunk

Subversion Repositories virtex7_pcie_dma

[/] - Rev 44

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
44 EDITED: added image size aborga 2147d 14h /
43 ADDED: README.md to be parsed by the OC project page aborga 2147d 20h /
42 Added filter in wuppercodegen in order to generate 2d arrays of registers fransschreuder 2492d 19h /
41 Added brief description of Wishbone broel 2592d 19h /
40 Updated comment header for syscon. broel 2592d 21h /
39 Added Wishbone bus to Wupper plus a Wishbone memory as an example. broel 2596d 15h /
38 Fixed include of stdint.h broel 2604d 22h /
37 * Added WupperCodeGen, a tool to generate the registermap vhdl, c++ and latex doc from a single .YAML file
* Fixed bug: crash when polling enable bits while transferring DMA in two directions at the same time
* Code cleanup
* Updated documentation with WupperCodeGen		 fransschreuder 2605d 15h /
36 Updated documentation fransschreuder 2940d 15h /
35 FIXED:
* PCIe lock when reading registers on a high frequency
* Added threshold registers for Prog Full of the FromHost fifo
* Code cleanup		 fransschreuder 2994d 20h /
34 FIXED:
* Wrong TLP length reported on register writes
* Two simultaneous interrupts were not handled
* XADC wizard for ultrascale devices

Added:
* Added voltage (int, aux, bram) readout on XADC wizards		 fransschreuder 3100d 15h /
33 ADDED:
-- supportedtools.tex, again to test the OC repo		 aborga 3145d 14h /
32 MODIFIED:
-- minor things just to test OC svn repo		 aborga 3145d 14h /
31 Added example application documentation. oussamak 3239d 16h /
30 Added:
* Wupper GUI with speed test and chain test
* Added wupper-dma-transfer, wupper-chaintest and wupper-write
* Several bug fixes in the Wupper tools		 oussamak 3239d 16h /
29 Improved application to reflect both up and down transfers fransschreuder 3281d 14h /
28 Added registermap reset fransschreuder 3281d 16h /
27 Fixed:
* BUG 2580: Missing packets in receive (PC => FPGA) path

Changed:
* Client tags now handled by Xilinx IP core
* fifo signals to reflect upfifo and downfifo naming		 fransschreuder 3281d 19h /
26 Added sys_clk constraint fransschreuder 3281d 21h /
25 Added scripts and constraints for KCU105 fransschreuder 3281d 21h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.