URL https://opencores.org/ocsvn/wb2axip/wb2axip/trunk

Subversion Repositories wb2axip

[/] - Rev 10

Rev	Log message	Author	Age	Path
10	Added files to flush out the formal proof capability	dgisselq	2390d 14h	/
9	Added a formal directory	dgisselq	2390d 14h	/
8	The WB to AXI translator wrks and works well. A proof of this will be added shortly.	dgisselq	2390d 14h	/
7	Simplified.	dgisselq	2707d 14h	/
6	IT WORKS!!! (On non-pipelined data--havent tested it on pipelined stuff .. yet)	dgisselq	2835d 10h	/
5	Adjusted variable names to match the spec and the MIG.	dgisselq	2840d 01h	/
4	Adjusted the core quickly so it should work for 128-bit wide wishbone busses as well as 32-bit wide busses.	dgisselq	2840d 06h	/
3	Fixed the Verilator compile-time bugs. Still haven't tested the core.	dgisselq	2840d 07h	/
2	Initial check in. Core not (yet) tested, verified, or validated.	dgisselq	2840d 07h	/
1	The project and the structure was created	root	2840d 08h	/