OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] - Rev 48

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
48 Update for SBC ana ADC condition code changes rehayes 5394d 08h /
47 Fix status bit error in ADC and SBC instruction, fix error in thread startup. rehayes 5394d 08h /
46 Update to remove stack registers and add new register text. rehayes 5426d 06h /
45 Update to remove stack registers and add new register text. rehayes 5426d 07h /
44 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5428d 05h /
43 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5428d 05h /
42 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5428d 05h /
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5429d 07h /
40 Update for single program counter adder rehayes 5449d 10h /
39 delete rehayes 5457d 11h /
38 Nov 9 2009 update notes rehayes 5457d 12h /
37 RAM model breakout for testbench rehayes 5457d 12h /
36 Added bus arbitration for slave bus, but not fully functional yet. Added byte lane selects to task calls. rehayes 5457d 12h /
35 Add byte lane select input to all tasks rehayes 5457d 12h /
34 minor changes related to wishbone master interface rehayes 5457d 12h /
33 Update with some new pin information rehayes 5457d 12h /
32 added ram block rehayes 5457d 13h /
31 Cleanup for MAX_CHANNEL bus rehayes 5469d 07h /
30 Added pins debud_mode_i and secure_mode_i. Cleanup for xgif bus rehayes 5469d 07h /
29 Added some constant assigments, still needs more work to complete rehayes 5469d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.