OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] - Rev 52

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
52 Minor changes to aide waveform debug rehayes 5507d 23h /
51 Corrections to ADC and SBC instructions, First pass at documentaion instruction set details rehayes 5523d 19h /
50 incremental update to match status bit changes rehayes 5523d 19h /
49 First pass with instruction set details rehayes 5523d 20h /
48 Update for SBC ana ADC condition code changes rehayes 5523d 20h /
47 Fix status bit error in ADC and SBC instruction, fix error in thread startup. rehayes 5523d 20h /
46 Update to remove stack registers and add new register text. rehayes 5555d 18h /
45 Update to remove stack registers and add new register text. rehayes 5555d 18h /
44 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5557d 17h /
43 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5557d 17h /
42 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5557d 17h /
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5558d 19h /
40 Update for single program counter adder rehayes 5578d 22h /
39 delete rehayes 5586d 23h /
38 Nov 9 2009 update notes rehayes 5587d 00h /
37 RAM model breakout for testbench rehayes 5587d 00h /
36 Added bus arbitration for slave bus, but not fully functional yet. Added byte lane selects to task calls. rehayes 5587d 00h /
35 Add byte lane select input to all tasks rehayes 5587d 00h /
34 minor changes related to wishbone master interface rehayes 5587d 00h /
33 Update with some new pin information rehayes 5587d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.