OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] - Rev 96

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
96 Fix lint problems, change lowest interrupt vector from 0 to 1. rehayes 4186d 13h /
95 Covers all 127 interrupts with one service routine. rehayes 4577d 16h /
94 Update irq test to check all interrupts, add sync reset test. All this to improve code coverage. rehayes 4577d 16h /
93 Initial revision, memory image for skipjack test. rehayes 4577d 16h /
92 Add sync reset to bypass register. rehayes 4577d 16h /
91 Update to use one ISR to handle all 127 interrupts. rehayes 4577d 16h /
90 Cosmetic omment changes. rehayes 4577d 16h /
89 Code cleanup. rehayes 4591d 15h /
88 Updated with complete code rehayes 4665d 00h /
87 First pass JTAG TAP, state machine working but needs work to complete reset of TAP. rehayes 4791d 14h /
86 Add JTAG test tasks rehayes 4791d 14h /
85 Corrections to instruction set details example code, added test bench debugger. rehayes 5065d 23h /
84 Added notes on SKIPJACK encrypt/decrypt applications, testbench debugger and user guide corrections. rehayes 5065d 23h /
83 Add subroutine quailifier. rehayes 5065d 23h /
82 Added debug module to assist in software debugging. rehayes 5066d 18h /
81 Initial checkin of the SKIPJACK encrypt/decrypt application program rehayes 5066d 19h /
80 Added IRQ bypass registers and Test bench appendix rehayes 5128d 19h /
79 Added IRQ bypass registers and Test bench appendix rehayes 5128d 19h /
78 Added IRQ bypass registers and Test bench appendix rehayes 5128d 19h /
77 Documentation update rehayes 5128d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.