OpenCores
URL https://opencores.org/ocsvn/xge_mac/xge_mac/trunk

Subversion Repositories xge_mac

[/] - Rev 21

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
21 Improvements for timing, adding alternate FIFO design using XIL define antanguay 4331d 02h /
20 Updates for Xilinx synthesis antanguay 4620d 20h /
19 Updates for 32/64 bit systems antanguay 4795d 21h /
18 Updates for linux 32-bit antanguay 4796d 18h /
17 Fixed deprecated SystemC warnings antanguay 4799d 02h /
16 Rename tb_xge_mac.v to sv extension to fix issue with newer Modelsim antanguay 4799d 08h /
15 Updated for Verilator 3.813 antanguay 4818d 09h /
14 Change interface to big endian, added serdes examples to testbench antanguay 5407d 03h /
13 Change interface to big endian, added serdes examples to testbench antanguay 5407d 04h /
12 Change interface to big endian, added serdes examples to testbench antanguay 5407d 04h /
11 Fixed clock crossing antanguay 5513d 01h /
10 Added details to spec antanguay 5610d 20h /
9 Added old uploaded documents to new repository. root 5685d 08h /
8 Added old uploaded documents to new repository. root 5685d 13h /
7 New directory structure. root 5685d 13h /
6 Updated spec. Added mod[2:0] signals. Timing improvements. antanguay 5961d 21h /
5 Fixed compilation antanguay 5967d 21h /
4 Created antanguay 5968d 00h /
3 This commit was manufactured by cvs2svn to create tag 'initial'. 5968d 01h /
2 Initial revision antanguay 5968d 01h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.