OpenCores
URL https://opencores.org/ocsvn/xge_mac/xge_mac/trunk

Subversion Repositories xge_mac

[/] - Rev 21

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
21 Improvements for timing, adding alternate FIFO design using XIL define antanguay 4523d 03h /
20 Updates for Xilinx synthesis antanguay 4812d 21h /
19 Updates for 32/64 bit systems antanguay 4987d 22h /
18 Updates for linux 32-bit antanguay 4988d 19h /
17 Fixed deprecated SystemC warnings antanguay 4991d 03h /
16 Rename tb_xge_mac.v to sv extension to fix issue with newer Modelsim antanguay 4991d 09h /
15 Updated for Verilator 3.813 antanguay 5010d 09h /
14 Change interface to big endian, added serdes examples to testbench antanguay 5599d 04h /
13 Change interface to big endian, added serdes examples to testbench antanguay 5599d 04h /
12 Change interface to big endian, added serdes examples to testbench antanguay 5599d 05h /
11 Fixed clock crossing antanguay 5705d 02h /
10 Added details to spec antanguay 5802d 21h /
9 Added old uploaded documents to new repository. root 5877d 08h /
8 Added old uploaded documents to new repository. root 5877d 14h /
7 New directory structure. root 5877d 14h /
6 Updated spec. Added mod[2:0] signals. Timing improvements. antanguay 6153d 22h /
5 Fixed compilation antanguay 6159d 22h /
4 Created antanguay 6160d 00h /
3 This commit was manufactured by cvs2svn to create tag 'initial'. 6160d 02h /
2 Initial revision antanguay 6160d 02h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.