URL https://opencores.org/ocsvn/xucpu/xucpu/trunk

Subversion Repositories xucpu

[/] - Rev 25

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
25	Problem with memory: created conditional generate based upon data width instead of address width.	lcdsgmtr	3329d 13h	/
24	Starting tracing through the component hierarchy initialisation.	lcdsgmtr	3329d 13h	/
23	Currently moved test bench to 10 bit address. Created spreadsheet for filling memory with random data. When testing, memory is apparently not initialised.	lcdsgmtr	3329d 13h	/
22	Update on makefile, because some parts are in other files.	lcdsgmtr	3329d 13h	/
21	Since all BRAM is unified in one component, this testbench is not necessary anymore.	lcdsgmtr	3329d 13h	/
20	Update RAM package to allow for 15-bit address. Update test bench to use address width parameter.	lcdsgmtr	3329d 13h	/
19	Makefile for building memory block testbench.	lcdsgmtr	3329d 13h	/
18	Ignore work files from GHDL.	lcdsgmtr	3329d 13h	/
17	Moving the generic block ram component piece by piece to a better implementation.	lcdsgmtr	3329d 13h	/
16	Re-write of memory in function of initial array memory blocks.	lcdsgmtr	3329d 13h	/
15	Unification of all RAM parts into one interface.	lcdsgmtr	3329d 13h	/
14	Simple implementation project.	lcdsgmtr	3461d 11h	/
13	Updated smallest Xilinx configuration.	lcdsgmtr	3461d 11h	/
12	Update Xilinx configurations.	lcdsgmtr	3461d 11h	/
11	Successful run of the simulation. Correct results.	lcdsgmtr	3461d 13h	/
10	Correct build with GHDL.	lcdsgmtr	3461d 13h	/
9	This makes sure that this GHDL configuration analyses correctly.	lcdsgmtr	3461d 13h	/
8	Rebuilding the configuration to build the first system using GHDL.	lcdsgmtr	3462d 12h	/
7	Moved package for initialising memory also to src.	lcdsgmtr	3462d 12h	/
6	Removed some unnecessary files and directories. Moved other files to new directories.	lcdsgmtr	3462d 12h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories xucpu

[/] - Rev 25

Filtering Options