URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] - Rev 187

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
187	Updated to match changed register definitions within the core.	dgisselq	2992d 08h	/
186	Now allows profile dumping for ELF executables.	dgisselq	2992d 08h	/
185	Now includes the proper flags for building with ELF executable file support.	dgisselq	2992d 08h	/
184	Adjusted the illegal instruction option documentation.	dgisselq	2992d 08h	/
183	Cleaned up the system so that !CYC implies !STB as well.	dgisselq	2992d 08h	/
182	Bug fix for fast memories. This now works for memories with single cycle latencies.	dgisselq	2992d 08h	/
181	Adjusted the wishbone logic to include our wishbone simplification that if CYC is ever low, STB must be low as well.	dgisselq	2992d 08h	/
180	Cleaned up the stall logic--made it independent of whether or not we are designed to be alternating or not.	dgisselq	2992d 08h	/
179	Lots of changes, most (all?) of them to the non-pipelined core. The resulting core is now about 100-120 LUTs smaller when not-pipelined, and yet maintains the pipelined logic when necessary.	dgisselq	2992d 08h	/
178	Rewrote the parameter controlled logic to be just that: perameter controller, rather than depending upon generics. The result reduces our area by a couple LUTs.	dgisselq	2992d 08h	/
177	Fixed the illegal address logic to be more precise.	dgisselq	2992d 08h	/
176	Switched from distributed to block RAM, and adjusted the logic to help timing closure. The resulting core will build in designs up to 200MHz in speed.	dgisselq	2992d 08h	/
175	Fixed the carry bit for logical shifts: it is the last bit shifted out of the register. 0x80000000>>32 yields a 0 with carry set. Anything logically shifted by a number greater than thirty two clears carry and register.	dgisselq	2992d 08h	/
174	Simplified the divide to improve timing performance.	dgisselq	2992d 08h	/
173	Adjusted the pdfinfo field, to accommodate Google's bot.	dgisselq	2992d 08h	/
172	Added a test to see if the compiler properly handles a large number of arguments. Further, the sibcall enabled compiler now correcly makes a sibcall from the end of txreg().	dgisselq	2992d 08h	/
171	This fixes the problem whereby the ZipCPU didn't properly access more than 5 word-sized function parameters.	dgisselq	2994d 14h	/
170	Minor updates to the orconf.pdf pre-conference slide. (Added the 'to be revealed' line.	dgisselq	3004d 08h	/
169	Added details of LM32 to the (pre) ORConf survey slide in trunk/doc.	dgisselq	3040d 08h	/
168	An updated version of the intensive CPU test. This one runs from C, and requires a UART port and a PIC, but can run quite successfully on multiple SoCs that have been built with the ZipCPU internal to them.	dgisselq	3053d 08h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories zipcpu

[/] - Rev 187

Filtering Options