OpenCores

URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] - Rev 9

Go to most recent revision

Filtering Options

Rev	Log message	Author	Age	Path
9	This checkin is the result of a watchdog timer test, and everything it took to get the watchdog timer working. The timer function was simplified, although it now uses a touch more resources--being able to count down 31 bits instead of 30. The parser was modified, since it couldn't handle storing to register plus offsets like it was supposed to be able to. The testbench, zippy_tb, was modified to accept an assembled machine code file such as I might place on a board to test it. Lots of work to get it working. Looking at the files below, it looks like I'll need a second check in to check in the watchdog timer test itself.	dgisselq	3412d 00h	/
8	Fixed the rotate left instruction to work in the zasm parser, and to be properly referenced in the simulator. The instruction set documentation was also adjusted to reflect what the CPU actually does.	dgisselq	3412d 07h	/
7	Here's the iset.html file that was at one time in the gfx directory, but which could not be moved due to a bad gateway error ... (Grrr).	dgisselq	3412d 08h	/
6	Trying to move iset.html from gfx directory.	dgisselq	3412d 08h	/
5	Updated colors in the graphics.	dgisselq	3412d 08h	/
4		dgisselq	3412d 08h	/
3	Rebuilt the pipefetch (instruction fetch/cache module) so that it will let go of the bus if the memory unit wants it to execute an instruction. Pipefetch will then grab the bus back whtn the memory unit is done, so things otherwise continue as they were before. Other tweaks were made to try to reduce code complexity.	dgisselq	3412d 08h	/
2	An initial load. No promises of what works or not, but this is where the project is at.	dgisselq	3413d 01h	/
1	The project and the structure was created	root	3413d 06h	/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.