OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1/] [rtl/] [verilog/] [oc8051_decoder.v] - Rev 186

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
186 root 5562d 19h /8051/tags/rel_1/rtl/verilog/oc8051_decoder.v
185 root 5618d 21h /8051/tags/rel_1/rtl/verilog/oc8051_decoder.v
147 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7747d 18h /8051/tags/rel_1/rtl/verilog/oc8051_decoder.v
142 optimize state machine. simont 7754d 00h /8051/tags/rel_1/rtl/verilog/oc8051_decoder.v
141 remove define OC8051_AS2_PCL, chane signal src_sel2 to 2 bit wide. simont 7754d 01h /8051/tags/rel_1/rtl/verilog/oc8051_decoder.v
139 add aditional alu destination to solve critical path. simont 7754d 19h /8051/tags/rel_1/rtl/verilog/oc8051_decoder.v
132 change branch instruction execution (reduse needed clock periods). simont 7764d 17h /8051/tags/rel_1/rtl/verilog/oc8051_decoder.v
118 change wr_sft to 2 bit wire. simont 7780d 18h /8051/tags/rel_1/rtl/verilog/oc8051_decoder.v
117 Register oc8051_sfr dato output, add signal wait_data. simont 7780d 19h /8051/tags/rel_1/rtl/verilog/oc8051_decoder.v
82 replace some modules simont 7866d 20h /8051/tags/rel_1/rtl/verilog/oc8051_decoder.v
62 fix bugs in instruction interface simont 7948d 18h /8051/tags/rel_1/rtl/verilog/oc8051_decoder.v
54 cahnge interface to instruction rom simont 7954d 16h /8051/tags/rel_1/rtl/verilog/oc8051_decoder.v
46 prepared header simont 7971d 17h /8051/tags/rel_1/rtl/verilog/oc8051_decoder.v
40 added sigals for interacting with external ram simont 7991d 21h /8051/tags/rel_1/rtl/verilog/oc8051_decoder.v
23 mul & div use 4 clocks simont 8011d 15h /8051/tags/rel_1/rtl/verilog/oc8051_decoder.v
20 multiplier and divider changed so they complete in 4 cycles markom 8011d 23h /8051/tags/rel_1/rtl/verilog/oc8051_decoder.v
17 fix some bugs simont 8015d 21h /8051/tags/rel_1/rtl/verilog/oc8051_decoder.v
10 % replaced with ^ in uart; some minor improvements markom 8017d 01h /8051/tags/rel_1/rtl/verilog/oc8051_decoder.v
9 removed unused compare states markom 8018d 18h /8051/tags/rel_1/rtl/verilog/oc8051_decoder.v
8 some IDS optimizations markom 8018d 18h /8051/tags/rel_1/rtl/verilog/oc8051_decoder.v

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.