OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_12/] [rtl/] [verilog/] [oc8051_decoder.v] - Rev 186

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
186 root 5534d 21h /8051/tags/rel_12/rtl/verilog/oc8051_decoder.v
185 root 5590d 23h /8051/tags/rel_12/rtl/verilog/oc8051_decoder.v
182 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7669d 15h /8051/tags/rel_12/rtl/verilog/oc8051_decoder.v
179 add /* synopsys xx_case */ to case statments. simont 7669d 16h /8051/tags/rel_12/rtl/verilog/oc8051_decoder.v
149 pipelined acces to axternal instruction interface added. simont 7697d 20h /8051/tags/rel_12/rtl/verilog/oc8051_decoder.v
142 optimize state machine. simont 7726d 02h /8051/tags/rel_12/rtl/verilog/oc8051_decoder.v
141 remove define OC8051_AS2_PCL, chane signal src_sel2 to 2 bit wide. simont 7726d 03h /8051/tags/rel_12/rtl/verilog/oc8051_decoder.v
139 add aditional alu destination to solve critical path. simont 7726d 21h /8051/tags/rel_12/rtl/verilog/oc8051_decoder.v
132 change branch instruction execution (reduse needed clock periods). simont 7736d 19h /8051/tags/rel_12/rtl/verilog/oc8051_decoder.v
118 change wr_sft to 2 bit wire. simont 7752d 20h /8051/tags/rel_12/rtl/verilog/oc8051_decoder.v
117 Register oc8051_sfr dato output, add signal wait_data. simont 7752d 21h /8051/tags/rel_12/rtl/verilog/oc8051_decoder.v
82 replace some modules simont 7838d 22h /8051/tags/rel_12/rtl/verilog/oc8051_decoder.v
62 fix bugs in instruction interface simont 7920d 20h /8051/tags/rel_12/rtl/verilog/oc8051_decoder.v
54 cahnge interface to instruction rom simont 7926d 18h /8051/tags/rel_12/rtl/verilog/oc8051_decoder.v
46 prepared header simont 7943d 19h /8051/tags/rel_12/rtl/verilog/oc8051_decoder.v
40 added sigals for interacting with external ram simont 7963d 23h /8051/tags/rel_12/rtl/verilog/oc8051_decoder.v
23 mul & div use 4 clocks simont 7983d 17h /8051/tags/rel_12/rtl/verilog/oc8051_decoder.v
20 multiplier and divider changed so they complete in 4 cycles markom 7984d 01h /8051/tags/rel_12/rtl/verilog/oc8051_decoder.v
17 fix some bugs simont 7987d 23h /8051/tags/rel_12/rtl/verilog/oc8051_decoder.v
10 % replaced with ^ in uart; some minor improvements markom 7989d 03h /8051/tags/rel_12/rtl/verilog/oc8051_decoder.v

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.