OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] [bench/] [verilog/] [oc8051_tb.v] - Rev 186

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
186 root 5567d 21h /8051/tags/rel_2/bench/verilog/oc8051_tb.v
185 root 5623d 22h /8051/tags/rel_2/bench/verilog/oc8051_tb.v
180 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7702d 16h /8051/tags/rel_2/bench/verilog/oc8051_tb.v
167 add readmem for ea. simont 7728d 02h /8051/tags/rel_2/bench/verilog/oc8051_tb.v
166 Change test monitor from ports to external data memory. simont 7728d 19h /8051/tags/rel_2/bench/verilog/oc8051_tb.v
165 remove dumpvars. simont 7728d 23h /8051/tags/rel_2/bench/verilog/oc8051_tb.v
156 add FREQ paremeter. simont 7729d 01h /8051/tags/rel_2/bench/verilog/oc8051_tb.v
124 add support for external rom from xilinx ramb4 simont 7779d 02h /8051/tags/rel_2/bench/verilog/oc8051_tb.v
120 defines for pherypherals added simont 7785d 00h /8051/tags/rel_2/bench/verilog/oc8051_tb.v
111 Remove instruction cache and wb_interface simont 7791d 17h /8051/tags/rel_2/bench/verilog/oc8051_tb.v
103 rename signals simont 7792d 21h /8051/tags/rel_2/bench/verilog/oc8051_tb.v
84 remove wb_bus_mon simont 7871d 22h /8051/tags/rel_2/bench/verilog/oc8051_tb.v
74 add module oc8051_wb_iinterface simont 7948d 20h /8051/tags/rel_2/bench/verilog/oc8051_tb.v
68 add instruction cache and DELAY parameters for external ram, rom simont 7952d 23h /8051/tags/rel_2/bench/verilog/oc8051_tb.v
59 add external rom simont 7959d 17h /8051/tags/rel_2/bench/verilog/oc8051_tb.v
46 prepared header simont 7976d 19h /8051/tags/rel_2/bench/verilog/oc8051_tb.v
37 added signals ack, stb and cyc simont 8003d 21h /8051/tags/rel_2/bench/verilog/oc8051_tb.v
4 Code repaired to satisfy the linter; testbech fails markom 8024d 01h /8051/tags/rel_2/bench/verilog/oc8051_tb.v
2 Initial CVS import simont 8039d 23h /8051/tags/rel_2/bench/verilog/oc8051_tb.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.