OpenCores
URL https://opencores.org/ocsvn/System09/System09/trunk

Subversion Repositories System09

[/] [System09/] [trunk/] [rtl/] [System09_Digilent_ZyboZ20/] [system09.vhd] - Rev 216

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
208 swapped 32k and 16k ram to use block_spram. davidgb 1376d 21h /System09/trunk/rtl/System09_Digilent_ZyboZ20/system09.vhd
202 Updated Zybo design to reintroduce VDU8 driving the PmodVGA on pmod connectors JC+JD.
This version also uses PmodUSBUART on JE. To use PmodRS232 you must edit the .ucf file and select the appropriate pin LOCs.
davidgb 1376d 22h /System09/trunk/rtl/System09_Digilent_ZyboZ20/system09.vhd
200 Started adding back in video support - VDU8 instantiated and RGBHV bits sent to Pmod JE port. davidgb 1390d 14h /System09/trunk/rtl/System09_Digilent_ZyboZ20/system09.vhd
199 Add in full RS-232 handshake for PmodUSBUART. davidgb 1391d 16h /System09/trunk/rtl/System09_Digilent_ZyboZ20/system09.vhd
196 Working system boots to SBUG. Uses RS232 Pmod (no handshake) and 57600,8,N,1 (no handshake) hyperterm. davidgb 1398d 14h /System09/trunk/rtl/System09_Digilent_ZyboZ20/system09.vhd
193 Fixed part of the ACIA problem - the polarity of the NMI was wrong. Now get clean output but input to the ACIA is not working. Also fixed the 32k addressing davidgb 1398d 19h /System09/trunk/rtl/System09_Digilent_ZyboZ20/system09.vhd
187 Partially works. Garbage on the ACIA due to baud clock problems. davidgb 1405d 15h /System09/trunk/rtl/System09_Digilent_ZyboZ20/system09.vhd
178 work on constraints file davidgb 1406d 08h /System09/trunk/rtl/System09_Digilent_ZyboZ20/system09.vhd
177 work on zybo port davidgb 1406d 08h /System09/trunk/rtl/System09_Digilent_ZyboZ20/system09.vhd
165 initial checkin for zybo z20. Still need to fix ucf file. davidgb 1409d 09h /System09/trunk/rtl/System09_Digilent_ZyboZ20/system09.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.