OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [branches/] [AEMB2_712/] [rtl/] [verilog/] [aeMB_bpcu.v] - Rev 191

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
191 New directory structure. root 5756d 22h /aemb/branches/AEMB2_712/rtl/verilog/aeMB_bpcu.v
77 This commit was manufactured by cvs2svn to create branch 'AEMB2_712'. 6214d 22h /aemb/branches/AEMB2_712/rtl/verilog/aeMB_bpcu.v
61 Changed interrupt handling system (reported by M. Ettus). sybreon 6237d 18h /aemb/branches/AEMB2_712/rtl/verilog/aeMB_bpcu.v
55 Upgraded license to LGPLv3.
Significant performance optimisations.
sybreon 6242d 00h /aemb/branches/AEMB2_712/rtl/verilog/aeMB_bpcu.v
44 Added better (beta) interrupt support.
Changed MSR_IE to disabled at reset as per MB docs.
sybreon 6249d 21h /aemb/branches/AEMB2_712/rtl/verilog/aeMB_bpcu.v
41 New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
Fixed various minor data hazard bugs.
Code compatible with -O0/1/2/3/s generated code.
sybreon 6250d 13h /aemb/branches/AEMB2_712/rtl/verilog/aeMB_bpcu.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.