URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [branches/] [AEMB2_712/] [rtl/] [verilog/] [aeMB_core.v] - Rev 195

Rev	Log message	Author	Age	Path
191	New directory structure.	root	5608d 08h	/aemb/branches/AEMB2_712/rtl/verilog/aeMB_core.v
77	This commit was manufactured by cvs2svn to create branch 'AEMB2_712'.		6066d 08h	/aemb/branches/AEMB2_712/rtl/verilog/aeMB_core.v
71	Old version deprecated.	sybreon	6080d 12h	/aemb/branches/AEMB2_712/rtl/verilog/aeMB_core.v
39	Made some changes to the interrupt control. In some cases, the interrupt logic waits forever and doesn't execute. Bug was discovered by M. Ettus.	sybreon	6112d 07h	/aemb/branches/AEMB2_712/rtl/verilog/aeMB_core.v
38	Added interrupt support.	sybreon	6257d 08h	/aemb/branches/AEMB2_712/rtl/verilog/aeMB_core.v
36	Removed asynchronous reset signal.	sybreon	6270d 17h	/aemb/branches/AEMB2_712/rtl/verilog/aeMB_core.v
25	Added code documentation. Improved size & speed of rtl/verilog/aeMB_aslu.v	sybreon	6291d 02h	/aemb/branches/AEMB2_712/rtl/verilog/aeMB_core.v
22	Added support for 8-bit and 16-bit data types.	sybreon	6292d 04h	/aemb/branches/AEMB2_712/rtl/verilog/aeMB_core.v
16	Added pipeline stalling from incomplete bus cycles. Separated sync and async portions of code.	sybreon	6306d 22h	/aemb/branches/AEMB2_712/rtl/verilog/aeMB_core.v
11	Removed unused signals	sybreon	6313d 20h	/aemb/branches/AEMB2_712/rtl/verilog/aeMB_core.v
3	initial import	sybreon	6339d 09h	/aemb/branches/AEMB2_712/rtl/verilog/aeMB_core.v