OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [branches/] [AEMB2_712/] [rtl/] [verilog/] [aeMB_regf.v] - Rev 202

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
191 New directory structure. root 5728d 04h /aemb/branches/AEMB2_712/rtl/verilog/aeMB_regf.v
77 This commit was manufactured by cvs2svn to create branch 'AEMB2_712'. 6186d 03h /aemb/branches/AEMB2_712/rtl/verilog/aeMB_regf.v
55 Upgraded license to LGPLv3.
Significant performance optimisations.
sybreon 6213d 06h /aemb/branches/AEMB2_712/rtl/verilog/aeMB_regf.v
53 Added GET/PUT support through a FSL bus. sybreon 6214d 01h /aemb/branches/AEMB2_712/rtl/verilog/aeMB_regf.v
41 New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
Fixed various minor data hazard bugs.
Code compatible with -O0/1/2/3/s generated code.
sybreon 6221d 19h /aemb/branches/AEMB2_712/rtl/verilog/aeMB_regf.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.