OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [tags/] [AEMB_711/] [rtl/] [verilog/] [aeMB_ibuf.v] - Rev 192

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
191 New directory structure. root 5661d 23h /aemb/tags/AEMB_711/rtl/verilog/aeMB_ibuf.v
75 This commit was manufactured by cvs2svn to create tag 'AEMB_711'. 6127d 00h /aemb/tags/AEMB_711/rtl/verilog/aeMB_ibuf.v
70 Change interrupt to positive level triggered interrupts. sybreon 6135d 02h /aemb/tags/AEMB_711/rtl/verilog/aeMB_ibuf.v
63 Fixed interrupt signal synchronisation. sybreon 6142d 18h /aemb/tags/AEMB_711/rtl/verilog/aeMB_ibuf.v
61 Changed interrupt handling system (reported by M. Ettus). sybreon 6142d 19h /aemb/tags/AEMB_711/rtl/verilog/aeMB_ibuf.v
55 Upgraded license to LGPLv3.
Significant performance optimisations.
sybreon 6147d 01h /aemb/tags/AEMB_711/rtl/verilog/aeMB_ibuf.v
45 Minor code cleanup. sybreon 6154d 09h /aemb/tags/AEMB_711/rtl/verilog/aeMB_ibuf.v
44 Added better (beta) interrupt support.
Changed MSR_IE to disabled at reset as per MB docs.
sybreon 6154d 22h /aemb/tags/AEMB_711/rtl/verilog/aeMB_ibuf.v
41 New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
Fixed various minor data hazard bugs.
Code compatible with -O0/1/2/3/s generated code.
sybreon 6155d 14h /aemb/tags/AEMB_711/rtl/verilog/aeMB_ibuf.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.