URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [rtl/] [verilog/] [aeMB_core.v] - Rev 207

Rev	Log message	Author	Age	Path
191	New directory structure.	root	5757d 01h	/aemb/trunk/rtl/verilog/aeMB_core.v
71	Old version deprecated.	sybreon	6229d 05h	/aemb/trunk/rtl/verilog/aeMB_core.v
39	Made some changes to the interrupt control. In some cases, the interrupt logic waits forever and doesn't execute. Bug was discovered by M. Ettus.	sybreon	6261d 00h	/aemb/trunk/rtl/verilog/aeMB_core.v
38	Added interrupt support.	sybreon	6406d 01h	/aemb/trunk/rtl/verilog/aeMB_core.v
36	Removed asynchronous reset signal.	sybreon	6419d 10h	/aemb/trunk/rtl/verilog/aeMB_core.v
25	Added code documentation. Improved size & speed of rtl/verilog/aeMB_aslu.v	sybreon	6439d 19h	/aemb/trunk/rtl/verilog/aeMB_core.v
22	Added support for 8-bit and 16-bit data types.	sybreon	6440d 21h	/aemb/trunk/rtl/verilog/aeMB_core.v
16	Added pipeline stalling from incomplete bus cycles. Separated sync and async portions of code.	sybreon	6455d 15h	/aemb/trunk/rtl/verilog/aeMB_core.v
11	Removed unused signals	sybreon	6462d 13h	/aemb/trunk/rtl/verilog/aeMB_core.v
3	initial import	sybreon	6488d 02h	/aemb/trunk/rtl/verilog/aeMB_core.v