URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [sim/] [verilog/] [edk32.v] - Rev 191

Rev	Log message	Author	Age	Path
191	New directory structure.	root	5619d 06h	/aemb/trunk/sim/verilog/edk32.v
163	updated to new iversim compatibility	sybreon	5902d 11h	/aemb/trunk/sim/verilog/edk32.v
95	Abstracted simulation kernel (aeMB_sim) to split simulation models from synthesis models.	sybreon	6061d 04h	/aemb/trunk/sim/verilog/edk32.v
79	Modified for AEMB2	sybreon	6074d 00h	/aemb/trunk/sim/verilog/edk32.v
73	Moved simulation kernel into code.	sybreon	6084d 08h	/aemb/trunk/sim/verilog/edk32.v
69	Removed unnecessary byte acrobatics with VMEM data.	sybreon	6094d 06h	/aemb/trunk/sim/verilog/edk32.v
67	Minor simulation fixes.	sybreon	6096d 05h	/aemb/trunk/sim/verilog/edk32.v
59	Added posedge/negedge bus interface. Modified interrupt test system.	sybreon	6100d 03h	/aemb/trunk/sim/verilog/edk32.v
58	Updated simulation to also check BRI 0x00 instruction.	sybreon	6101d 01h	/aemb/trunk/sim/verilog/edk32.v
53	Added GET/PUT support through a FSL bus.	sybreon	6105d 04h	/aemb/trunk/sim/verilog/edk32.v
50	Parameterised optional components.	sybreon	6106d 10h	/aemb/trunk/sim/verilog/edk32.v
49	Added random seed for simulation.	sybreon	6109d 14h	/aemb/trunk/sim/verilog/edk32.v
43	Added interrupt simulation. Changed "human readable" simulation output.	sybreon	6112d 06h	/aemb/trunk/sim/verilog/edk32.v
41	New EDK 3.2 compatible design with optional barrel-shifter and multiplier. Fixed various minor data hazard bugs. Code compatible with -O0/1/2/3/s generated code.	sybreon	6112d 21h	/aemb/trunk/sim/verilog/edk32.v