OpenCores
URL https://opencores.org/ocsvn/ata/ata/trunk

Subversion Repositories ata

[/] [ata/] [trunk/] [rtl/] [verilog/] [ocidec-1/] [atahost_controller.v] - Rev 33

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
33 New directory structure. root 5620d 00h /ata/trunk/rtl/verilog/ocidec-1/atahost_controller.v
32 Fixed a potential bug where the core was forced into an unknown state
when an asynchronous reset was given without a running clock.
rherveille 8106d 13h /ata/trunk/rtl/verilog/ocidec-1/atahost_controller.v
23 Moved wishbone interface into 'atahost_wb_slave.v'
Major revisions in all cores.
rherveille 8196d 04h /ata/trunk/rtl/verilog/ocidec-1/atahost_controller.v
22 Added disclaimer
Added CVS information
Changed core for new internal counter libraries (synthesis fixes).
rherveille 8198d 08h /ata/trunk/rtl/verilog/ocidec-1/atahost_controller.v
15 Changed filenames and top-level port names to be conform new OpenCores conventions rherveille 8383d 07h /ata/trunk/rtl/verilog/ocidec-1/atahost_controller.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.