OpenCores
URL https://opencores.org/ocsvn/c16/c16/trunk

Subversion Repositories c16

[/] [c16/] [trunk/] [vhdl/] [opcode_decoder.vhd] - Rev 31

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
26 New directory structure. root 5770d 02h /c16/trunk/vhdl/opcode_decoder.vhd
21 Changes for Xilinx Proj. Nav. 7.1.02i jsauermann 7129d 12h /c16/trunk/vhdl/opcode_decoder.vhd
17 Assert ENABLE_INT and DISABLE_INT only in M1.
Thanks to Riccardo Cerulli-Irelly.
Requires a fix in rtos.c as well
jsauermann 7626d 07h /c16/trunk/vhdl/opcode_decoder.vhd
9 Made cpu_engine WISHBONE compliant.
(Somebody please validate it).
jsauermann 7745d 05h /c16/trunk/vhdl/opcode_decoder.vhd
2 no message jsauermann 7757d 04h /c16/trunk/vhdl/opcode_decoder.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.