URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [trunk/] [bench/] [verilog/] [can_testbench.v] - Rev 163

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
161	New directory structure.	root	5718d 04h	/can/trunk/bench/verilog/can_testbench.v
160	New tests for testing the bus-off.	igorm	6767d 11h	/can/trunk/bench/verilog/can_testbench.v
158	Fixing overrun problems.	igorm	7055d 14h	/can/trunk/bench/verilog/can_testbench.v
140	I forgot to thange one signal name.	igorm	7535d 06h	/can/trunk/bench/verilog/can_testbench.v
139	Signal bus_off_on added.	igorm	7535d 07h	/can/trunk/bench/verilog/can_testbench.v
130	mbist signals updated according to newest convention	markom	7688d 18h	/can/trunk/bench/verilog/can_testbench.v
127	Fixing the core to be Bosch VHDL Reference compatible.	mohor	7705d 03h	/can/trunk/bench/verilog/can_testbench.v
119	Artisan RAMs added.	mohor	7746d 14h	/can/trunk/bench/verilog/can_testbench.v
83	cs_can_i is used only when WISHBONE interface is not used.	mohor	7810d 09h	/can/trunk/bench/verilog/can_testbench.v
68	CAN inturrupt is active low.	mohor	7893d 13h	/can/trunk/bench/verilog/can_testbench.v
63	ALE changes on negedge of clk.	mohor	7905d 04h	/can/trunk/bench/verilog/can_testbench.v
61	Bidirectional port_0_i changed to port_0_io. input cs_can changed to cs_can_i.	mohor	7907d 18h	/can/trunk/bench/verilog/can_testbench.v
60	rd_i and wr_i are active high signals. If 8051 is connected, these two signals need to be negated one level higher.	mohor	7907d 19h	/can/trunk/bench/verilog/can_testbench.v
59	8051 interface added (besides WISHBONE interface). Selection is made in can_defines.v file.	mohor	7907d 20h	/can/trunk/bench/verilog/can_testbench.v
52	tx_o is now tristated signal. tx_oen and tx_o combined together.	mohor	7914d 08h	/can/trunk/bench/verilog/can_testbench.v
50	Top level signal names changed.	mohor	7914d 09h	/can/trunk/bench/verilog/can_testbench.v
48	Actel APA ram supported.	mohor	7918d 01h	/can/trunk/bench/verilog/can_testbench.v
39	CAN core finished. Host interface added. Registers finished. Synchronization to the wishbone finished.	mohor	7928d 09h	/can/trunk/bench/verilog/can_testbench.v
38	Temporary backup version (still fully operable).	mohor	7930d 00h	/can/trunk/bench/verilog/can_testbench.v
35	Several registers added. Not finished, yet.	mohor	7933d 04h	/can/trunk/bench/verilog/can_testbench.v

1 2 Next >

Show All

Browse

Tools

Subversion Repositories can

[/] [can/] [trunk/] [bench/] [verilog/] [can_testbench.v] - Rev 163

Filtering Options